Fault tolerance in a systolic residue arithmetic processor array | IEEE Journals & Magazine | IEEE Xplore