On the role of hardware reset in synchronous sequential circuit test generation | IEEE Journals & Magazine | IEEE Xplore