Memory latency effects in decoupled architectures | IEEE Journals & Magazine | IEEE Xplore