Performance evaluation of a decoded instruction cache for variable instruction length computers | IEEE Journals & Magazine | IEEE Xplore