Efficient exploitation of instruction-level parallelism for superscalar processors by the conjugate register file scheme | IEEE Journals & Magazine | IEEE Xplore