A simulator for at-speed robust testing of path delay faults in combinational circuits | IEEE Journals & Magazine | IEEE Xplore