Deriving logic systems for path delay test generation | IEEE Journals & Magazine | IEEE Xplore