Optimized layout of MOS cells | IEEE Journals & Magazine | IEEE Xplore