Partitioning sequential circuits on dynamically reconfigurable FPGAs | IEEE Journals & Magazine | IEEE Xplore