Sorting-based VLSI architectures for the M-algorithm and T-algorithm trellis decoders | IEEE Journals & Magazine | IEEE Xplore