A formal security model for microprocessor hardware | IEEE Journals & Magazine | IEEE Xplore