High-speed parallel Viterbi decoding: algorithm and VLSI-architecture | IEEE Journals & Magazine | IEEE Xplore