Compact modelling of Through-Silicon Vias (TSVs) in three-dimensional (3-D) integrated circuits | IEEE Conference Publication | IEEE Xplore