Hierarchical 3D interconnection architecture with tightly-coupled processor-memory integration | IEEE Conference Publication | IEEE Xplore