A middle-grain circuit partitioning strategy for 3-D integrated floating-point multipliers | IEEE Conference Publication | IEEE Xplore