TSV reduction in homogeneous 3D FPGAs by logic resource and input pad replication | IEEE Conference Publication | IEEE Xplore