A built-in test circuit for open defects at interconnects between dies in 3D ICs | IEEE Conference Publication | IEEE Xplore