A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM | IEEE Journals & Magazine | IEEE Xplore