A 2.6-ns wave-pipelined CMOS SRAM with dual-sensing-latch circuits | IEEE Journals & Magazine | IEEE Xplore