Calculation of the soft error rate of submicron CMOS logic circuits | IEEE Journals & Magazine | IEEE Xplore