Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and /spl plusmn/50 ps jitter | IEEE Journals & Magazine | IEEE Xplore