A double-level-V/sub th/ select gate array architecture for multilevel NAND flash memories | IEEE Journals & Magazine | IEEE Xplore