A multiplier-accumulator macro for a 45 MIPS embedded RISC processor | IEEE Journals & Magazine | IEEE Xplore