Power dissipation analysis and optimization of deep submicron CMOS digital circuits | IEEE Journals & Magazine | IEEE Xplore