Loading [a11y]/accessibility-menu.js
A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic | IEEE Journals & Magazine | IEEE Xplore

A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic


Abstract:

A 3.8-ns, 257-mW, 16*16-b CMOS multiplier with a supply voltage of 4 V is described. A complementary pass-transistor logic (CPL) is proposed and applied to almost the ent...Show More

Abstract:

A 3.8-ns, 257-mW, 16*16-b CMOS multiplier with a supply voltage of 4 V is described. A complementary pass-transistor logic (CPL) is proposed and applied to almost the entire critical path. The CPL consists of complementary inputs/outputs, an nMOS pass-transistor logic network, and CMOS output inverters. The CPL is twice as fast as conventional CMOS due to lower input capacitance and high logic functionality. Its multiplication time is the fastest ever reported, even for bipolar and GaAs ICs, and it can be enhanced further to 2.6 ns with 60 mW at 77 K.<>
Published in: IEEE Journal of Solid-State Circuits ( Volume: 25, Issue: 2, April 1990)
Page(s): 388 - 395
Date of Publication: 06 August 2002

ISSN Information:


References

References is not available for this document.