A parallel processing chip with embedded DRAM macros | IEEE Journals & Magazine | IEEE Xplore