Loading [a11y]/accessibility-menu.js
A 38-ns 4-Mb DRAM with a battery-backup (BBU) mode | IEEE Journals & Magazine | IEEE Xplore

A 38-ns 4-Mb DRAM with a battery-backup (BBU) mode


Abstract:

The authors describe a DRAM with a battery-backup (BBU) mode, which allows automatic data retention with extremely reduced power consumption. The circuit techniques for r...Show More

Abstract:

The authors describe a DRAM with a battery-backup (BBU) mode, which allows automatic data retention with extremely reduced power consumption. The circuit techniques for reducing the refresh current and the back-bias-generator current are shown. The dissipated current required for data retention of 44 mu A is achieved under typical conditions. This DRAM was fabricated with quad-poly and double-metal CMOS process technology. The memory array is divided into 4*32 subarrays. The finely divided array architecture is suitable for the fast access time and the multibit test mode.<>
Published in: IEEE Journal of Solid-State Circuits ( Volume: 25, Issue: 5, October 1990)
Page(s): 1112 - 1117
Date of Publication: 31 October 1990

ISSN Information:


Contact IEEE to Subscribe

References

References is not available for this document.