Optimizing MOS transistor mismatch | IEEE Journals & Magazine | IEEE Xplore