A 5-GByte/s data-transfer scheme with bit-to-bit skew control for synchronous DRAM | IEEE Journals & Magazine | IEEE Xplore