Dynamically shift-switched dataline redundancy suitable for DRAM macro with wide data bus | IEEE Journals & Magazine | IEEE Xplore