

A CMOS 0.8- μm Transistor-Only 1.63-MHz Switched-Current Bandpass $\Sigma\Delta$ Modulator for AM Signal A/D Conversion

José M. de la Rosa, Belén Pérez-Verdú, Rocío del Río, and Angel Rodríguez-Vázquez

Abstract—This paper presents a CMOS 0.8- μm switched-current (SI) fourth-order bandpass $\Sigma\Delta$ modulator (BP- $\Sigma\Delta$ M) IC capable of handling signals up to 1.63 MHz with 10.5-bit resolution and 60-mW power consumption from a 5-V supply voltage. This modulator is intended for direct A/D conversion of narrowband signals within the commercial AM band, from 540 kHz to 1.6 MHz. Its architecture is obtained by applying a lowpass-to-bandpass transformation ($z^{-1} \rightarrow -z^{-2}$) to a 1-bit second-order low-pass $\Sigma\Delta$ modulator (LP- $\Sigma\Delta$ M). The design of basic building blocks is based upon a detailed analysis of the influence of SI errors on the modulator performance, followed by design optimization. Memory-cell errors have been identified as the dominant ones. In order to attenuate these errors, fully differential regulated-folded cascode memory cells are employed. Measurements show a best SNR peak of 65 dB for signals of 10-kHz bandwidth and an intermediate frequency (IF) of 1.63 MHz. A correct noise-shaping filtering is achieved with a sampling frequency of up to 16 MHz.

Index Terms—Analog-to-digital conversion, bandpass sigma-delta modulation, switched-current circuits.

I. INTRODUCTION

THE TREND toward the realization of complete *mixed-signal systems on chip* has motivated the exploration of analog design techniques compatible with standard digital CMOS technologies. This is the case of *switched-current* (SI) circuits [1], which during the last few years have been explored for the construction of different analog functions, including *filtering* and *analog-to-digital conversion* (ADC) [2]–[5].

Many of the SI ADC's reported in literature use *low-pass* $\Sigma\Delta$ modulator (LP- $\Sigma\Delta$ M) architectures for handling audio-frequency signals. Particularly, a CMOS 0.9- μm prototype that features 13-bit effective resolution and 300–3400 Hz signal band using a single-loop second-order modulator has been presented in [2]. The use of SI circuits to design *cascode* LP- $\Sigma\Delta$ M's capable of handling larger operating frequencies has also been explored in [3]; however, the achieved frequencies are well below the MHz range. Reported SI ADC's for signal frequency in the MHz range employ a Nyquist-type architecture [4]–[5]. Specifically, the CMOS 0.8- μm converter in [4] features 8 bit at 7.5 MHz with 350-mW power consumption; while that in [5], also in CMOS 0.8- μm , features 7.2 bit at 20 MHz and dissipates 82.5 mW.

This paper presents a CMOS 0.8- μm SI $\Sigma\Delta$ modulator circuit capable of handling signals up to 1.63 MHz with 10.5-bit resolution and 60-mW power consumption from a

5-V supply voltage. This modulator is of the bandpass type (BP- $\Sigma\Delta$ M) and has been designed to handle narrowband signals within the commercial AM band, from 540 kHz to 1600 MHz. The advantages of BP- $\Sigma\Delta$ M's, as compared to wideband Nyquist-rate converters, for digitizing narrowband signals have been discussed elsewhere [6], and a number of standard CMOS *switched-capacitor* prototypes have been reported [7]–[8]. The SI BP- $\Sigma\Delta$ M in this paper features a best SNR peak of 65 dB for signals of 10-kHz bandwidth and an intermediate frequency (IF) of 1.63 MHz. Correct *noise-shaping* filtering is achieved with a sampling frequency of up to 16 MHz, thus demonstrating the possibility of using SI BP- $\Sigma\Delta$ M's in narrowband high-frequency communication systems.

Circuit design is based upon a detailed analysis of the influence of SI errors, followed by design optimization. Memory-cell errors have been identified as the dominant ones. However, unlike LP- $\Sigma\Delta$ M's, S^2I memory cells [9] cannot be employed to attenuate these errors because signals are sampled at a rate close to the signal frequency; hence they change quite significantly during sampling, thereby destroying the S^2I performance. Instead, fully differential regulated-folded cascode memory cells are employed for error attenuation in our circuits. Another consequence of the high-frequency operation is the increased influence of bonding-pad parasitics, which in our circuit is handled through the use of fully differential current-mode buffers [10].

Section II of the paper describes the modulator architecture. Section III describes the design process of the memory cell and outlines other modulator subcircuits. Section IV presents experimental results. Finally, conclusions are given in Section V.

II. MODULATOR ARCHITECTURE

Fig. 1 shows the block diagram of the modulator. It is a single-loop fourth-order BP- $\Sigma\Delta$ M with a 1-bit quantizer. On the one hand, this choice renders the modulator easy to understand and simple to design. On the other hand, such a simple architecture is capable of achieving high resolution together with robust stable operation; actually, 1-bit quantization and fourth-order filtering suffices to accomplish the specifications intended in this paper.

Note that Fig. 1 is obtained by applying a $z^{-1} \rightarrow -z^{-2}$ transformation to a single-loop second-order LP- $\Sigma\Delta$ M. Such a transformation keeps the stability properties of the latter, and hence allows us to exploit the knowledge already available for the low-pass modulator [11] in order to design the bandpass one—another reason for choosing such an architecture. Fig. 1 includes two resonators, resulting from the transformation of the integrators in the LP- $\Sigma\Delta$ M, two additional delay blocks, needed to achieve the required delay in the feedback loop, and three

Manuscript received December 7, 1999; revised March 23, 2000. This work was supported by the Spanish CICYT Project TIC 97-0580.

The authors are with the Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC), 41012 Sevilla, Spain (e-mail: jrosa@imse.cnm.es; belen@imse.cnm.es; rocio@imse.cnm.es; angel@imse.cnm.es).

Publisher Item Identifier S 0018-9200(00)06436-2.




Fig. 1. Block diagram of the modulator.

scaling factors. The values of the latter have been optimized to obtain similar signal ranges for both resonators, giving

$$A_{DAC2} = -A_{DAC1} = 1; \quad A_{RES} = 1/2. \quad (1)$$

Assuming that the quantization error is modeled as white additive noise [6], the z -domain output can be expressed as

$$Y(z) = S_{TF}(z)X(z) + N_{TF}(z)E(z) \quad (2)$$

where $S_{TF}(z)$ and $N_{TF}(z)$ represent the signal transfer function and the noise transfer function, respectively,

$$S_{TF}(z) = z^{-2} \quad N_{TF}(z) = (1 + z^{-2})^2. \quad (3)$$

By making $z = \exp(j2\pi f/f_S)$, where f_S is the sampling frequency, it can be seen that $N_{TF}(f)$ has 2 transmission zeros at $f_S/4$, and that the filtering around this frequency is actually of the band-stop type.

The *in-band* quantization noise power can be calculated by integrating the output power spectral density within the signal bandwidth, as follows:

$$P_Q = \int_{f_S/4-B_W/2}^{f_S/4+B_W/2} 2S_Q|N_{TF}(f)|^2 df \cong \frac{\Delta^2\pi^4}{60M^5} \quad (4)$$

where $S_Q = \Delta^2/(12f_S)$ is the power spectral density of the quantization noise, Δ is the quantization step, B_W is the signal bandwidth, and $M \equiv f_S/(2B_W)$ is the *oversampling ratio*. From (4), and assuming that the modulator input is a sinewave of amplitude $A \leq \Delta/2$, the signal-to-noise ratio (SNR) and the dynamic range (DR) are given by

$$\begin{aligned} \text{SNR} &= \frac{A^2}{2P_Q} = \frac{30A^2M^5}{\pi^4\Delta^2} \\ \text{DR} &= \frac{(\Delta/2)^2}{2P_Q} = \frac{15M^5}{2\pi^4}. \end{aligned} \quad (5)$$

This shows that the modulator resolution increases with M at a rate of about 2.5-bit/octave. However, such an ideal feature can only be achieved provided that the scaling coefficients and the resonator transfer functions in Fig. 1 are realized without errors. Modeling of these errors and circuit optimization are needed to cope with the SNR and DR degradation observed in actual SI circuits.

III. SWITCHED-CURRENT IMPLEMENTATION

Fig. 2(a) shows the block diagram of the resonators in Fig. 1. It consists of a feedback cascade of two lossless discrete integrators (LDI).¹ Fig. 2(b) shows a conceptual SI realization of this resonator employing second generation SI memory cells. As shown in [1], the major error sources of SI memory cells are three, namely: *conductance error* (represented by parameter ε_g) due to finite input/output conductances, *incomplete settling error* (represented by ε_s), and *switch charge injection error* (represented by ε_q). Besides, the resonator behavior becomes degraded by the finite conductances [g_{oF} and g_{oFB} in Fig. 2(b)] of the current mirrors employed to realize the scaling coefficients. Their associated errors are defined respectively by

$$\varepsilon_F = r_{on}g_{oF} \quad \varepsilon_{FB} = r_{on}g_{oFB} \quad \varepsilon_{gF} = \frac{g_{oF}}{g_{in}} \quad \varepsilon_{gFB} = \frac{g_{oFB}}{g_{in}} \quad (6)$$

where g_{in} is the input conductance of the memory cells and r_{on} is the on-resistance of the steering switches.

The above-mentioned errors modify the noise-transfer function N_{TF} . Thus the zeros of this function are shifted from their nominal positions—located at $f_S/4$ —degrading noise shaping and making the *in-band* quantization noise power increase. As we demonstrated in [13], the dynamic range of a fourth-order BP- $\Sigma\Delta$ M degraded by SI errors is

$$\text{DR} \cong \frac{15M^5}{2\pi^4 \left[1 + \frac{10}{3}(3\xi_1^2 + \xi_2^2) \left(\frac{M}{\pi} \right)^2 + 5(\xi_1^2 + \xi_2^2)^2 \left(\frac{M}{\pi} \right)^4 \right]} \quad (7)$$

where

$$\begin{aligned} \xi_1 &= -(2\varepsilon_F + 2\varepsilon_{FB} + 4\varepsilon_s + \varepsilon_{gF} + \varepsilon_{gFB}) \\ \xi_2 &= 4\varepsilon_s + 4\varepsilon_g + 4\varepsilon_q + \varepsilon_{gF} + \varepsilon_{gFB}. \end{aligned} \quad (8)$$

Note that SI errors do not affect DR in the same way, the largest degradation being produced by ε_s . Equation (7) was used to find the maximum value for each error in order to fulfill digital AM radio receiver specifications, i.e., $\text{DR} = 60$ dB at 2.16 MHz $\leq f_S \leq 6.4$ MHz at $B_W = 10$ kHz. This yields $\varepsilon_s \leq 0.25\%$, $\varepsilon_{g,q} \leq 0.35\%$, $\varepsilon_{F,FB} \leq 0.5\%$ and $\varepsilon_{gF,FB} \leq 1\%$. Modulator building blocks were designed to satisfy these conditions as detailed in the next section.

¹This structure has been chosen because it keeps the poles inside the unit circle upon changes due to errors of the feedback loop gain. However, as demonstrated in [12] for lowpass modulators, it may happen that unstable resonators result in stable modulators.




Fig. 2. Implementation of the resonator. a) Block diagram. b) Conceptual schematic considering SI errors.

A. Design of the Memory Cell and the Resonator

A second generation regulated-folded-cascode (RFC) memory cell [14] was used to reduce ε_g . This cell increases the input conductance through the incorporation of a local feedback in the signal path, thus reducing both ε_g and $\varepsilon_{gF, FB}$. Fig. 3 shows the schematic of the fully differential RFC memory cell including the common-mode feedback circuit (CMFB) (M_{16–24}). The local feedback stage is formed by transistors M_{3–6}, the memory transistors are M_{1, 2} and the current source transistors are M_{7–15}. The steering switches are pMOS while the memory switches are nMOS with minimum size; the latter include dummy devices which, in combination with fully differential circuitry, attenuate ε_q . Although there are other approaches to reduce ε_q , we have not used them for different reasons. That in [15] uses zero-voltage switching to attenuate the signal-dependent component of ε_q . However, its power dissipation is penalized by the amplifier employed to create the virtual ground. The alternative is using the so-called S²I memory cell [9]. However, this cell is not well suited for BP- $\Sigma\Delta$ M's because the input signal is not stationary during the sampling phase since is located at $f_S/4$. Hence, unless a sampling-and-hold (S/H) is placed at the front end of the modulator, the advantages of using the S²I memory cell are destroyed.

Because of the local feedback, the memory cell exhibits third-order dynamics with a single pole at $g_{m1,2}/C_{gs1,2}$ (where g_m is the small-signal transconductance and C_{gs} is the gate-source capacitance) and a pair of complex conjugate poles whose values depend on the transconductances and the parasitic capacitances of M_{3–6} and the steering switches. Two additional MOSFET capacitors, C_H , are connected to the memory transistor gates (see Fig. 3) to create a dominant pole at $g_{m1,2}/(C_{gs1,2} + C_H)$. Thus, ε_s can be controlled by sizing the memory transistor. These extra capacitances also reduce the common-mode component of ε_q .

The memory cell has been designed by using the transistor-level optimizer reported in [11] to attain the specifications required for AM digital radio receivers and, at the same time, optimize the trade-off between speed and dynamic range. The resulting bias currents are $I_{bias} = 212.6 \mu A$, $I_{biasR} = 20 \mu A$ and $C_H = 2.8$ pF (realized through a $36\text{-}\mu m/36\text{-}\mu m$ nMOS transistor). Table I summarizes the simulated performance of the memory cell. This table also includes the memory-cell errors. Their values are low enough to achieve the targeted modulator resolution. On the other hand, the in-band integrated thermal noise is given by

$$P_{Th} = \int_{f_S/4-BW/2}^{f_S/4+BW/2} \cdot S_{cell} \left[\left(\frac{\tau}{T_S} \right) + \left(\frac{\tau}{T_S} \right)^2 \text{Sinc}^2(f\tau) \frac{2BW_n}{f_S} \right] df \quad (9)$$

where τ/T_S is the fraction of the clock period (T_S) during which the noise is being sampled, $\text{Sinc}(f\tau)$ is the sample-and-hold transfer function, and $BW_n \cong g_{m1,2}/(4C_H)$ is the equivalent noise bandwidth. Assuming that the reference current level of the digital-to-analog converter (DAC) is $\Delta/2$, the thermal dynamic range of the cell is $DR_{Th} = \Delta^2/(8P_{Th})$. In our design, $\Delta = 100 \mu A$, and the worst case is obtained for the minimum AM sampling frequency, $f_S = 2$ MHz, giving $DR_{Th} = 86$ dB, which clearly does not limit the performance of the modulator.

The SI resonator is implemented by replacing the memory cells in Fig. 2(b) by Fig. 3. The scaling stages are realized through simple current mirrors. Note that the required gain inversion is straightforward because of the fully differential structures. Current steering switches (realized through pMOS transistors) are sized such that $r_{on} = 472 \Omega$, which bounds




Fig. 3. Schematic of the memory cell.

TABLE I
SIMULATED PERFORMANCE (HSPICE) OF THE MEMORY CELL

dc Parameters	Mean Value	Units
Input resistance	2.9	Ω
Output resistance	204	k Ω
3 rd Order Non-Linearity at $I_{in} = 0.9 I_{bias}$	-105	dB
ac Parameters	Mean Value	Units
-3dB-frequency	20.7	MHz
1st-Pole frequency	20.5	MHz
2nd-Pole frequency	64.6 $\pm$ 196.5j	MHz
SI Errors	Mean Value	Units
ε_g	28	ppm
ε_q	100	ppm
ε_s ($f_s < 6.67$ MHz @ $I_{step} = 0.5 I_{bias}$)	<200	ppm
Thermal noise mean square value, $\sqrt{S_{cell}}$	6.1	pA/ $\sqrt{Hz}$

$\varepsilon_{F,FB}$ and $\varepsilon_{gF,FB}$ according to AM digital radio receiver requirements.

B. Other Modulator Subcircuits

Other building blocks of the modulator in Fig. 1 are the quantizer and the DAC. The 1-bit quantizer is made up of a regenerative latch [16] and a NOR flip-flop which maintains the output value in the phase in which the resonators are fed back. A fast comparison is obtained with low input-current levels. Layout extracted simulations show 4% hysteresis—which is not problematic because the power of the in-band noise remains virtually unchanged for hysteresis as large as 10% of the full-scale converter input [11].

The 1-bit DAC used in the modulator consists of a current source controlled by the comparator output [3]. A stacked-cascode current mirror was chosen because it resembles the struc-

ture of the memory cell. The differential output current, with values $\pm I_{ref} = \pm 50 \mu A$ ($= \pm \Delta/2$), change the flow direction depending on the comparator output.

In addition to the mentioned blocks, other circuits have been included for practical reasons. On the one hand, a fully differential current-mode buffer has been incorporated at the front end of the modulator [10]. This buffer is used to isolate the on-chip circuitry from the parasitic time constants at the chip input pads, thus allowing us to take full advantage of the speed capabilities of SI circuits. Apart from this function, this circuit also converts the single-ended external input voltage into a fully differential current through the use of an external resistance.

On the other hand, we have included an internal clock phase generator that provides a 4-phase clock diagram in order to avoid transient current spikes. Thus, overlapping clock phases (ϕ_{1d} and ϕ_{2d}) are used for current-steering switches and nonoverlapping clock phases (ϕ_1 and ϕ_2) are used for memory switches (see Fig. 3).

IV. EXPERIMENTAL RESULTS

The fourth-order SI BP- $\Sigma\Delta M$ was fabricated in a CMOS 0.8- μm double-metal single-poly technology. Fig. 4 shows the microphotograph of the modulator chip. It occupies an active area of 0.48 mm² and consumes 60 mW from a 5-V power supply.

For testing purposes, the modulator chip has been attached to a two-layer PCB, which has been designed following the indications in [17]. The input is applied using the HP3341A single-ended sinusoidal signal source with an off-chip resistor (for V/I conversion) connected to the input pad and then to the on-chip current buffer. The output bit streams were captured with the HP82000 data system. Kaiser ($\beta = 20$)-windowed 32 768-point FFT's were performed on each of those bit streams using MATLAB [18].




Fig. 4. Microphotograph of the modulator.


Fig. 5. Measured modulator output spectrum for a sinusoidal signal of -6 dB input level and 1.63 MHz frequency (6.67 MHz sampling frequency). 0 dB represents $\pm 50 \mu\text{A}$.

Fig. 5 shows the measured modulator output spectrum for a sinusoidal input signal of -6 dB input level² and 1.63 MHz frequency—maximum frequency in the AM range—(-6 dB at 1.63 MHz) with the sampling frequency being 6.67 MHz. A correct noise shaping is obtained. The presence of out-of-band spikes suggest that the quantization error is not a white noise. However, this behavior does not degrade the modulator performance. To demonstrate this, the harmonic distortion at the modulator output has been measured at the maximum AM sampling frequency of 6.67 MHz. The input signal consisted of two -7 dB tones at 1.62 MHz and 1.63 MHz. Fig. 6 shows the central part of the output spectrum. Two third-order intermodulation products appear at both sides of the signals with amplitudes of -69.6 dB and -67 dB respectively, which corresponds to an IM_3 of -60 dB. This results in an IP_3 of 23 dB, which is low enough for digital AM receivers.

Fig. 7 shows several measured SNR versus input level curves obtained in a 10 kHz bandwidth (commercial AM bandwidth). The measurements were made with a single input tone centered at several AM frequencies. Note that, as a consequence of the larger oversampling, the best SNR peak in the AM bandwidth is 65 dB for a 6.67 MHz sampling frequency.

²Input level is defined as the input signal amplitude referred to the DAC output level, $\pm I_{\text{ref}} = \pm 50 \mu\text{A}$ ($= 0$ dB in Fig. 5).




Fig. 6. Measured intermodulation distortion.


Fig. 7. Measured SNR versus input level for an input tone with different AM IF frequencies and $B_W = 10$ kHz.

Table II summarizes the modulator performance when clocked at 2 , 4 , and 6.67 MHz for the conversion of commercial AM signals centered at 488 , 976 , and 1.63 MHz respectively. The DR is larger than 57 dB in all the frequency range, in accordance with the requirements of digital AM receivers.

The modulator also operates correctly at clock frequencies above AM frequencies. As an illustration, Fig. 8 shows the modulator output spectrum for a -6 dB at 3.8 MHz input tone when clocked at 16 MHz. Observe that, as a consequence of the sampling frequency increase, the settling error dominates the in-band error power, thus degrading the performance of the modulator.

Finally, Fig. 9 compares measured and predicted results. In order to separate the effect of SI errors, the half-scale SNR (corresponding to a -6 dB input level signal) was obtained for different clock rates and a 50 kHz bandwidth. Note that, for clock frequencies below about 3 MHz, the SNR increases with f_S at a rate of about 15 dB/octave, which corresponds to a dependence on M^5 as predicted in (7). This means that the quantization noise dominates the performance of the modulator. However, for clock frequencies above 3 MHz, the SNR increases with f_S at a rate of only 3 dB/octave, which reflects a dependence on

TABLE II
MEASURED PERFORMANCE OF THE MODULATOR

Parameter	$f_s = 2\text{MHz}$	$f_s = 4\text{MHz}$	$f_s = 6.67\text{MHz}$
SNR_{peak} (dB) ($B_w = 10\text{kHz}$)	52	54	65
DR (dB)	57	63	71
Carrier Frequency (MHz)	488kHz	976kHz	1.63MHz




Fig. 8. Measured modulator output spectrum for a -6 dB at 3.8 MHz input tone when clocked at 16 MHz.




Fig. 9. Measured and theoretical Half-Scale SNR versus f_s obtained in a 50 kHz band centered at $f_s/4$.

M , and therefore, white noise is the dominant error source. Finally, for clock frequencies exceeding 10 MHz, the settling error dominates and the noise power in the signal band increases very rapidly, as predicted by theory.

Fig. 9 demonstrates that the dynamic range of the prototype modulator is limited by circuit noise, not by quantization noise. However, as shown in Section III, thermal noise of memory cells is below the measured noise floor. A possible explanation for the noise increase may be digital switching noise which is coupled to sensitive nodes via the additional MOST capacitance, C_H , connected between the substrate and the gate of the memory transistor (see Fig. 3).

V. CONCLUSIONS

A current-mode bandpass $\Sigma\Delta$ modulator has been designed in a CMOS $0.8\text{-}\mu\text{m}$ single-poly double-metal technology. The circuit has been realized using switched-current fully differential regulated-folded cascode cells. Measurements show $DR > 57$ dB within a 10 kHz bandwidth for signals centered on $540\text{--}1600$ kHz (commercial AM bandwidth). A correct noise-shaping filtering is shown for a sampling frequency of up to 16 MHz, thus demonstrating the possibility to use SI BP- $\Sigma\Delta$'s in narrowband high frequency communication systems.

REFERENCES

- [1] C. Toumazou, J. B. Hughes, and N. C. Battersby, Eds., *Switched-Currents: An Analogue Technique for Digital Technology*. London, U.K.: Peregrinus, 1993.
- [2] S. J. Daubert and D. Vallancourt, "A transistor-only current-mode $\Sigma\Delta$ modulator," *IEEE J. Solid-State Circuits*, vol. 27, pp. 821–830, May 1992.
- [3] N. Tan, *Switched-Current Design and Implementation of Oversampling A/D Converters*. Boston, MA: Kluwer, 1997.
- [4] M. Bracey, W. Redman-White, J. Richardson, and J. B. Hughes, "A full Nyquist 15MS/s 8-b differential switched-current A/D converter," *IEEE J. Solid-State Circuits*, vol. 31, pp. 945–951, July 1996.
- [5] B. E. Jonsson and H. Tenhunen, "Low-voltage, 10-bit switched-current ADC with 20 MHz input bandwidth," *Electron. Lett.*, vol. 34, pp. 1904–1905, Oct. 1998.
- [6] S. R. Norsworthy, R. Schreier, and G. C. Temes, *Delta-Sigma Converters: Theory, Design and Simulation*. New York, NY: IEEE Press, 1997.
- [7] A. K. Ong and B. A. Wooley, "A two-path bandpass $\Sigma\Delta$ modulator for digital IF extraction at 20 MHz," *IEEE J. Solid-State Circuits*, vol. 32, pp. 1920–1933, Dec. 1997.
- [8] D. Tonietto, P. Cusitano, F. Stefani, and A. Baschiroto, "A 3.3V CMOS 10.7 MHz 6th-order bandpass $\Sigma\Delta$ modulator with 78 dB dynamic range," in *Proc. 1999 Eur. Solid-State Circuits Conf.*, pp. 78–81.
- [9] J. B. Hughes and K. W. Moulding, "S²I: A two-step approach to switched-currents," in *Proc. IEEE Int. Symp. Circuits and Systems*, May 1993, pp. 421–424.
- [10] J. M. de la Rosa, B. Pérez-Verdú, F. Medeiro, R. Domínguez-Castro, and A. Rodríguez-Vázquez, "A CMOS $0.8\text{-}\mu\text{m}$ fully differential current mode buffer for HF SI circuits," *Microelectronics J.*, vol. 29, pp. 817–820, 1998.
- [11] F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez, *Top-Down Design of High-Performance Sigma-Delta Modulators*. Boston, MA: Kluwer, 1999.
- [12] R. Schreier, "On the use of chaos to reduce idle-channel tones in delta-sigma modulators," *IEEE Trans. Circuits Syst.—I*, vol. 41, pp. 539–547, Aug. 1994.
- [13] J. M. de la Rosa, B. Pérez-Verdú, F. Medeiro, R. del Rio, and A. Rodríguez-Vázquez, "Non-ideal quantization noise shaping in switched-current bandpass sigma-delta modulators," *Proc. 1999 Int. Symp. Circuits and Systems*, vol. 2, pp. 476–479.
- [14] R. H. Zele and D. J. Allstot, "Low-voltage fully differential switched-current filters," *IEEE J. Solid-State Circuits*, vol. 29, pp. 203–209, Mar. 1994.

- [15] D. G. Nairn, "Zero-voltage switching in switched current circuits," *Proc. 1994 IEEE Int. Symp. Circuits and Systems*, pp. 289–292, May.
- [16] M. Bracey and W. Redman-White, "Design considerations for current domain regenerative comparators," *Advanced A-D and D-A Conversion Techniques and their Applications*, pp. 65–70, July 1994.
- [17] J. L. LaMay and H. T. Bogard, "How to obtain maximum practical performance from state-of-the-art delta-sigma analog-to-digital converters," *IEEE Trans. Instrum. Meas.*, vol. 41, pp. 861–867, Dec. 1992.
- [18] *MATLAB: User's Guide*, The MathWorks Inc., 1991.