Active GHz clock network using distributed PLLs | IEEE Journals & Magazine | IEEE Xplore