An 8-ns random cycle embedded RAM macro with dual-port interleaved DRAM architecture (D/sup 2/RAM) | IEEE Journals & Magazine | IEEE Xplore