Physical design guides for substrate noise reduction in CMOS digital circuits | IEEE Journals & Magazine | IEEE Xplore