A dual-loop delay-locked loop using multiple voltage-controlled delay lines | IEEE Journals & Magazine | IEEE Xplore