A design for high-speed low-power CMOS fully parallel content-addressable memory macros | IEEE Journals & Magazine | IEEE Xplore