A cell transistor scalable DRAM array architecture | IEEE Journals & Magazine | IEEE Xplore