Hardware approaches to cache coherence in shared-memory multiprocessors. 2 | IEEE Journals & Magazine | IEEE Xplore