A delay model for router microarchitectures | IEEE Journals & Magazine | IEEE Xplore