From logic to symbolic layout for gate matrix | IEEE Journals & Magazine | IEEE Xplore