Transistor-level estimation of worst-case delays in MOS VLSI circuits | IEEE Journals & Magazine | IEEE Xplore