Predicting system-level area and delay for pipelined and nonpipelined designs | IEEE Journals & Magazine | IEEE Xplore