A probabilistic fault model for 'analog' faults in digital CMOS circuits | IEEE Journals & Magazine | IEEE Xplore