Techniques for area estimation of VLSI layouts | IEEE Journals & Magazine | IEEE Xplore