Restructuring and logic minimization for testable PLA | IEEE Journals & Magazine | IEEE Xplore