Post-layout timing simulation of CMOS circuits | IEEE Journals & Magazine | IEEE Xplore