A delay-based model for circuit parallelism | IEEE Journals & Magazine | IEEE Xplore