Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis | IEEE Journals & Magazine | IEEE Xplore