Sequential test generation and synthesis for testability at the register-transfer and logic levels | IEEE Journals & Magazine | IEEE Xplore