Testing for multiple faults in domino-CMOS logic circuits | IEEE Journals & Magazine | IEEE Xplore